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Single Event Effects (SEEs) and IC 
System Error 
SEUs or SETs can occur in: 
: Combinatorial Logic (including global routes) 
: Sequential Logic 
: Memory Cells 
Depending on the Device and the design, 
each fau lt type will: 
: Have a probability of occurrence 
: Either have a significant or insignificant 
contribution to system error 
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Mitigation 
Error Correction or Error avoidance 
Mitigation can be: 
! Embedded built into the device library cells 
! User does not verify the m1t1gat1on ~ manufacturer does 
! User inserted part of the actual design process 
: Use: 111~1st verify n~1t1gat1on Complex ity 1s a RISK" " '"' 
Mitigation should reduce error ... 
: Generally through redundancy 
: Incorrect implementation can increase error 
\\'ant to rrducc as many terms as possible: 
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GTMR Proves To be A Great 
Mitigation Strategy ... BUT ... 
Triplicating a design and its globa l routes takes 
up a lot of power and area 
Not part of the provided and well 
tested/characterized library elements 
Generally performed after synthesis by a tool-
not part of RTL 
Difficult to verify 
Additional complications with Clock Skew and 
domain crossings 
Can be implemented in an ASIC ... but is not 
considered as a contemporary methodology 
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Benefits of Automation 
Difficult to implement mitigation schemes 
manually with VHDL or Verilog 
! Synthesis Optimization 
! Designer error 
! Mitigation Optimization (voter reduction) 
May reduce the probability of insertion design 
error: 
! Coding errors are difficult to detect 
! Utilizes a structured and well defined insertion 
process 
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Voter Insertion NASA 
Intelligent handling of many special cases 
! Logic Reduction 
! Primary top-level design outputs 
! Clock Enable Handling 
! Control Domain Crossings 
! Multiply-Accumulate Circuits 
! Latct,es 
! Combinatorial Loops 
! Black Boxes 
We don·t have time to discuss all: 
! Primary top-level design outputs 
! Control Domain Crossings 
! Black Boxes 
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Voter Insertion: Outputs 
Most Design guidelines will not allow 
combinatorial logic after a register directly 
feeding an output 
The user has a choice 
Primary top-level design outputs: 
! Mapping register into fabric 
! Tripling top-level 10 (or not1111111) 
! Mapping register into pad cell (path convergence) 
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Path 
Summary N"s" 
SEEs will affect FPGAs in space radiation 
environments 
TMR has been the most effective SEE 
mitigation technique 
There are many types of TMR: 
! BTMR 
! LTMR 
! DTMR 
! GTMR 
The goal is to select the optimal TMR scheme 
regarding : 
! SEE requirements 
! Area , Power, Speed 
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Summary (Continued) 
Mentor has integrated different TMR schemes 
into their synthesis package 
The designer must be aware of the target FPGA 
and its SEE sensitivity before using any 
automated approach 
Strategies are robust: 
! Flexible based on FPGA susceptibility 
! Many user options 
! Validated via radiation testing 
After TMR insertion, a rigorous review and 
simulation process must be performed 
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